


BalCheckHR - Scans - Table of Contents
December 2018
MCM Design

BalCheckHR - Scans - Table of Contents	-	1
1 - SetScreen3 Initial Display	-	2
2 - BalCheckHR Board	-	3-5
2.1 - EEPROM Interface	-	3
2.2 - Dual Display	-	4
2.3 - Power Line	-	5
3 - Bally/Astrocade Motherboard	-	6-12
3.1 - ROM Decoding	-	6
3.2 - RAM Timing	-	7
3.3 - Microcycler	-	8
3.4 - Custom Address/Data	-	9
3.5 - RAM Decouplers	-	10
3.6 - Detailed Motherboard Layout	-	11
3.7 - Notes	-	12
4 - Balcheck RAM Test Flow Chart	-	13-14
5 - BalcheckHR in a Cartridge	-	15
6 - Factory Tests	-	16-22
7 - Hi-Res Demo Magic Writes	-	23

NORMAL INITIAL SETSCREEN TV DISPLAY



NOTES: SETSCREEN, DURING ITS INITIALIZATION, WILL NOT CLEAR OR FILL THE AREA A AT THE BOTTOM HALF OF THE TV DISPLAY, WHATEVER IS STORED IN RAM AT THE TIME SETSCREEN BEGINS INITIALIZING IS ALSO DISPLAYED IN THIS UNCLEARED AREA. SETSCREEN DOES CHANGE ALL 8 COLOR REGISTERS, SPLITS THE DISPLAY AND DROPS THE VERTICAL BLANK LINE TO THE VERY BOTTOM OF THE DISPLAY. THE COLORS IN THIS AREA ARE LISTED BELOW.

LEFT SIDE		RIGHT SIDE	
BLACK	PIXEL 00	BLUE	PIXEL 00
WHITE	↓ 01	ORANGE	↓ 01
YELLOW	↓ 10	MAROON	↓ 10
GREEN	↓ 11	CYAN	↓ 11

THE ABOVE IS SETSCREEN'S DISPLAY WHEN THE MOTHERBOARD IS OPERATING NORMALLY. THE ABOVE DISPLAY WILL VARY DEPENDENT ON THE MOTHERBOARD FAILURE. SETSCREEN ATTEMPTS TO WRITE DATA TO SCREEN RAM AS INDICATED ABOVE, BUT MAY NOT BE ABLE TO BECAUSE OF A MOTHERBOARD FAILURE. YOU MAY ONLY SEE A SPLIT SCREEN WITH BLACK ON THE LEFT AND BLUE ON THE RIGHT OR YOU MAY NOT EVEN SEE A DISPLAY.

BALCHECKHR BOARD


MCM DESIGN

EEPROM INTERFACE

1

TO MOTHERBOARD EXPANSION


PIN 39	D0	11
42	D1	12
37	D2	13
34	D3	15
31	D4	16
33	D5	17
35	D6	18
40	D7	19
PIN 38	A0	10
36	A1	9
19	A2	8
22	A3	7
20	A4	6
17	A5	5
18	A6	4
15	A7	3
30	A8	25
27	A9	24
25	A10	21
23	A11	23
21	A12	2



SWITCH
OFF = LOGIC 1
ON = LOGIC 0

MULTI-CART SETTINGS


	POS2	POS1
BALCHECKHR	0	0
REMOTE ROM	0	1
Z80 CHECK	1	0
BALCHECKHR	1	1



BALCHECKHR BOARD, DUAL DISPLAY

MCM DESIGN
LEFT DISPLAY (MSD)
OUTPUT PORT EF_H


1 1 1 0
A7 A6 A5 A4



RIGHT DISPLAY (LSD)


OUTPUT PORT FF_H

1 1 1 1
A7 A6 A5 A4



BALCHECKHR BOARD MCM DESIGN POWER LINE


3




REMOTE POWER SUPPLIES

+5VDC MAKE SURE 9VDC BATTERY IS NOT PRESENT OR
TURN 9VDC POWER SWITCH OFF.
MOVE JUMPER AT 7805 OUTPUT TO "DISCONNECTED" POSITION.



≥ 9VDC TURN OFF REMOTE +5VDC POWER SWITCH
MOVE JUMPER AT 7805 OUTPUT TO "CONNECTED" POSITION.
MAXIMUM INPUT FOR 7805 VOLTAGE REGULATOR IS 30VDC.



ROM "READ ONLY" DECODING CIRCUIT




DATEN
PIN 4 D AT
CUSTOM DATA
U18




ROM

U22 U21 U14


NORMAL
CLOCK
OPERATION



NORMAL
CLOCK
OPERATION




PIN 9
RAS0
CUSTOM
APR U17



Q GOES TO 0,
Q-bar GOES TO 1,
WHEN CLR IS LOW.

1.789 MHz



SCREEN RAM
TIMING*

* MEMORY WRITE
WITHOUT EXTRA WAIT
WAVEFORMS ARE FOR
REFERENCE ONLY

* MEMORY WRITE
WITHOUT EXTRA WAIT

74LS257 TRUTH TABLE

SELECT INPUT (S)	ENABLE OUTPUT (E)	DATA INPUTS		OUTPUT
		A	B	
L	L	H	X	H
L	L	L	X	L
H	L	X	H	H
H	L	X	L	L
X	H	X	X	Z


H = HIGH VOLTAGE LEVEL
 L = LOW VOLTAGE LEVEL
 X = DON'T CARE
 Z = HIGH IMPEDANCE (OFF)
 ENABLE OUTPUT MEANS "ALLOW INPUT TO BE RECOGNIZED"

MICROCYCLER

THE PURPOSE OF THE MICROCYCLER IS TO COMBINE THE 16 BIT ADDRESS BUS AND THE 8 BIT DATA BUS FROM THE Z80 INTO ONE 8 BIT MICROCYCLE DATA BUS TO THE 3 CUSTOM CHIPS. THIS WAS DONE TO REDUCE THE PIN COUNT ON THE 3 CUSTOM CHIPS.

THE MICROCYCLE DATA BUS CAN BE IN ANY OF FOUR MODES. ITS MODE IS CONTROLLED BY MCI AND MCI FROM THE DATA CHIP AND RFSH FROM THE Z80

RFSH	MCI	MCO	MICROCYCLE DATA BUS CONTENTS
0	0	0	A0-A7 TO CUSTOM CHIPS
0	0	1	
0	1	0	
0	1	1	
1	0	0	A8-A15 TO CUSTOM CHIPS
1	0	1	D0-D7 TO CUSTOM CHIPS
1	1	0	D0-D7 FROM CUSTOM CHIPS
1	1	1	




DP8304 TRUTH TABLE

CD	DIRECTION CONTROL DIR	OPERATION
L	L	MC DATA TO Z80 BUS
L	H	Z80 DATA TO MC BUS
H	X	Z


CUSTOM ADDRESS/DATA

MOTHERBOARD SCHEMATIC ERRORS IN SERVICE MANUAL PA-1

- CONNECTIONS BETWEEN U6 PINS 4 AND 1 CORRECTED AS SHOWN ON THIS SCHEMATIC.
- CUSTOM DATA DE-COUPLER C48 IS WIRED FROM PIN 19 TO GND.




BALLY/ASTROCADE MOTHERBOARD RAM DECOUPLING CAPACITORS



GND	+5V
16	9
1	8
-5V	+12V

BP = BYPASS CHIP
 DECOUPLER CAPACITOR
 0.1µF



R.F. MODULATOR

DO NOT
 DESOLDER
 TRACE TO
 -5V RF
 MODULATOR
 B C O
 B O

DYNAMIC RAM U24-U31
 TYPE 4015, 4027, 4116


* VIDEO RAM
 A0-A5
 1k PULL UP
 RESISTORS
 A3 BY U20

BALLY/ASTROCADE
 MOTHERBOARD
 LAYOUT

NOTES

INPUT POWER XFMR

ALL INTEGRATED CIRCUITS
HAVE DECOUPLING CAPACITORS,
WHICH ARE NOT SHOWN ON SCHEMATIC
(REFERENCE PARTS LAYOUT).



$$\begin{aligned} \Phi \approx \bar{\Phi} &= 1.7897725 \text{ MHz} \\ \text{PX} = \bar{\text{PX}} &= 3.579545 \text{ MHz} \\ 7\text{M} = \bar{7\text{M}} &= 7.15909 \text{ MHz} \end{aligned}$$

FRONT
VIEW



1 GRD
2 I
3 O
4 C




CLOCKS

$$\left. \begin{aligned} \Phi = \bar{\Phi} &= 1.7897725 \text{ MHz} \\ \text{PX} = \bar{\text{PX}} &= 3.579545 \text{ MHz} \\ 7\text{M} = \bar{7\text{M}} &= 7.15909 \text{ MHz} \end{aligned} \right\} \text{IDEAL}$$


$$\left. \begin{aligned} \Phi = \bar{\Phi} &= 1.7779 \text{ MHz} \\ \text{PX} = \bar{\text{PX}} &= 3.5558 \text{ MHz} \\ \text{PIN 9 OF U22} &= 1.7779 \text{ MHz} \\ \text{CAS} &= 1.7779 \text{ MHz} \\ 7\text{M} &= 7.1589 \text{ MHz} \end{aligned} \right\} \text{WITH FREQUENCY COUNTER}$$

PXCLK 3.547 MHz SEE P.12

U32 SUBSTITUTION




BOTTOM VIEW OF MOTHERBOARD



BALCHECK RAM TEST ROUTINE FLOW CHART*


*APPLICABLE FOR
BALCHECK HR USE
RAM AND LOW/HIC
RESOLUTION VIDEO
RAM



(B)

(A)

CONTINUED




<u>TEST BYTE #</u>	<u>VALUE</u>
1ST	0000 0001
2ND	0000 0010
3RD	0000 0100
4TH	0000 1000
5TH	0001 0000
6TH	0010 0000
7TH	0100 0000
8TH	1000 0000

NOTE: COMPLIMENT OF TEST BYTE IS ALSO USED

GAME CARTRIDGE MODIFICATION FOR 28 PIN EEPROM

(TYPE 28C256, 32Kx8 EEPROM)

REFERENCE ALSO "HOW TO MODIFY AN ASTROCADE CARTRIDGE PC BOARD FOR A 28 PIN CHIP" POSTED ON BALLYALLEY.COM IN DOCUMENTATION/MISC HARDWARE DOC



* WRAP WIRE AROUND PIN FIRST, THEN SOLDER. LOOSE END, CUT TO SUIT.


VIEW SHOWN IS TOP VIEW OF PC BOARD

NOTES: A13 AND A14 ARE WIRED TO +5V
ABSOLUTE MAX INPUT VOLTAGE = 6.25V
WE IS HIGH, OE IS LOW TO INHIBIT ANY WRITE ATTEMPT DURING POWER ON.
SCRAPE AWAY GRD PLANE BY PINS 2 AND 27. DRILL TWO HOLES THERE.
BALCHECKHR PROGRAM IS LOCATED IN LAST 8K BANK (A13=A14=1)
CUT BREAKS IN CASSETTE LINES CE, OE AND A11.

AN OPTIONAL APPLICATION OF BALCHECKHR IS TO PROGRAM ONE 8KB BANK OF THE ABOVE EEPROM AND INSTALL IT IN A GAME CARTRIDGE. THE USER THEN ONLY NEEDS TO BUILD THE DUAL 7-SEGMENT DISPLAY. THE DOWNSIDE OF THIS APPLICATION WOULD BE THAT THE CARTRIDGE WOULD UTILIZE THE MOTHERBOARD CARTRIDGE ROM DECODERS. YOU ALSO COULD NOT MULTICART THE EEPROM WITH MCM DESIGN'S REMOTE ROM OR Z80 CHECK PROGRAMS WHICH EXECUTE AT 0000H.


MODERN EEPROMS TYPICALLY HAVE A SOFTWARE DATA PROTECTION OPTION THAT CAN BE TURNED ON WITH A SPECIFIC WRITE SEQUENCE. THIS ALLOWS THE EEPROM TO ACT LIKE AN EPROM PROTECTING ITS DATA FROM BEING ALTERED BY UNDESIREABLE WRITE ATTEMPTS. CHECK THE MFRG DATA SHEETS FOR DETAILS.

② SIMULATE A HI-RES RAM ERROR. REMOVE 1 CHIP IN EACH OF THE 3 RAM BANKS. REMOVE THE FOLLOWING CHIPS:



THE ERROR CODE SEQUENCE SHOULD READ:

TESTED OK
10/14/18



RUN BALCHECKHR AND THEN PRESS KEY F(6) TO EXECUTE TEST HI-RES SCREEN RAM (THR).
BALCHECKHR KEYPAD LAYOUT → STANDARD KEYPAD LAYOUT

③ CONFIRM HOURS/MIN CLOCK DISPLAYED DURING NONSTOP (Q/5 PRESSED) STANDARD BALCHECK TESTS:

TESTED
OK
10/15/18

(A) INCREMENTS FROM 0h59 TO 1h00

CLOCK RUNS A LITTLE SLOW AND LOSES ABOUT 3.5 SEC PER MINUTE THE CLOCK STALLS TEMPORARILY WHEN THE OUTPUT/SOUND PORTS ARE EXERCISED.

NOTE: CHECKED ALSO INCREMENT FROM 1h59 TO 2h00 OK 10/15/18

(B) INCREMENTS FROM 9h59 TO 0h00.

TESTED
OK
10/15/18

USE BIT FIDDLER'S MLM TO REVISE THE CODES IN THE EEPROM TO RUN THE SIMULATION TEST.

ORIGINAL CODES	DOG	REVISED CODES
2084H 10FC	↓	2084H D9
DOG → D9		47
47		0E81
2088H 0E81		2088H 57

ORIGINAL CODES	REVISED CODES
2090 _H 57	2089 _H 5F
5F	2658 LDH, 58 _H H = MINUTES
67	208C _H 2E 09 LDL, 9 L = HOURS
208D _H 6F	

CODES RESTORED
10/15/18

RESTORE CODES TO ORIGINAL AFTER RUNNING THE SIMULATION TEST.

(4) SIMULATE "SCREEN INTERRUPT ROUTINE WAS NOT EXECUTED TO PRODUCE ERROR SEQUENCE ON DISPLAY."

ORIGINAL CODE	REVISED CODE
20E5 _H 200E JRNZ, CHKS1	20E5 _H 2004 JRNZ, ^{JMP TO} REPORT ERR

NOTE: THE SECONDS CTR IN E' WILL BE INCREMENTED BY INTERRUPT ROUTINE, BUT, INSTEAD OF JUMPING TO CHKS1, Z80 WILL JMP TO REPORT AN ERROR.

TESTED OK
10/15/18

EXPECTED ERROR SEQUENCE
02][00 HELP 1.9 SEC BLANK

↑ ERROR CODE ↑ INFO BYTE DISPLAYS ZERO

CODE RESTORED
10/15/18

RESTORE CODE BACK TO ORIGINAL AFTER RUNNING SIMULATION TEST.

(5) SIMULATE 8K BYTE ROM (CHECKSUM ERROR)

THE FOLLOWING CHARACTERISTICS APPLY TO THE 8K BYTE ROM UTILIZED IN MCM DESIGN'S LOW/HI-RES ASTROCADE:

- (i) BOTTOM OF MENU READS "(C) BALLY MFG 1978"
- (ii) USES "GAME OVER"
- (iii) GUNFIGHT ACCEPTS 4 DIGIT "MAX SCORE" INPUT FROM KEYPAD
- (iv) CHECKSUM FOR 0000-1FFF_H IS A4_H.
- (v) THE FOUR CHECKSUMS FOR EACH 2K BYTE PORTION OF THE 8KB ROM WERE DETERMINED TO BE:

CHECKSUMS 0000-07FF A1
 0800-0FFF 3D ← DOG
 1000-17FF D7 ← DOG
 1800-1FFF EFH

BALCHECK HR WILL PASS THE 8KROM CHECKSUMS FC AND A4H.

SIMULATE A CHECKSUM ERROR ON MCM DESIGN'S LOW/HI-RES ASTROCADE BY CHANGING THE PASS CHECKSUM IN THE EEPROM FROM A4 TO A3H

ORIGINAL CODE	REVISED CODE
210B _H FE A4	FE A3

TESTED OK
10/15/18

CODE RESTORED
10/15/18

EXPECTED ERROR SEQUENCE
 03] [A4 HELP 1.9 SEC BLANK
 ↑ ↑
 ERROR CODE COMPUTED CHECKSUM

RESTORE CODE BACK TO ORIGINAL AFTER RUNNING SIMULATION TEST.

⑥ SIMULATE A MOTHERBOARD HAVING FOUR 2K ROMS
 HOLD DOWN KEY 8 (4RV) AND PRESS RESET BUTTON TO RUN SIMULATION
 BALCHECK HR ↑
 KEYPAD LAYOUT

TESTED OK
10/16/18

Ⓐ CHECKSUM 0000-07FF (8KB ROM CHECKSUM FOR THIS AREA IS A1 SEE STEP ⑤ ABOVE)

ORIGINAL CODE	REVISED CODE
2122 _H 21 00 00	21 00 00 HL = START ADDRESS = 0000 _H NO CHANGE

2130 _H FE FF	EXPECTED CHECKSUM	FE FF	ERROR WITH
			LEAVE AS IS TO GENERATE INFO BYTE OF 00 INDICATING ROM 0000-07FF _H
			THEN CHANGE TO A1 _H TO PASS 1ST ROM CHECKSUM. HOWEVER, 2ND ROM CHECKSUM WILL THEN FAIL DISPLAYING INFO BYTE 08 INDICATING 0800-10FFF _H CHECKSUM FAILED.

EXPECTED ERROR SEQUENCE
 03] [INFO BYTE HE LP 1.9 SEC BLANK
 ↑ ↑
 ERROR CODE COMPUTED CHECKSUM

(B) CHECKSUM 0800-0FFF_H

THE 8KB ROM CHECKSUM FOR THIS AREA IS 3D.

ORIGINAL
CODE

REVISED
CODE

TESTED
OK
10/16/18

2122_H 21 00 00

21 00 08

HL = START ADDRESS 0800_H

2130_H FE FF

FE FF

↑
EXPECTED
CHECKSUM

USE REVISED CODE SAME AS ORIGINAL CODE, THIS WILL GENERATE AN ERROR WITH INFO BYTE OF 08 INDICATING ROM 0800-0FFF_H IS IN ERROR.

EXPECTED ERROR SEQUENCE

03] [INFO 1.9 SEC
BYTE HE LP BLANK

THEN CHANGE FF TO 3D TO PASS 2ND ROM CHECKSUM. HOWEVER, 3RD ROM CHECKSUM WILL THEN FAIL DISPLAYING INFO BYTE 10 INDICATING 1000-17FF CHECKSUM FAILED.

(C) CHECKSUM 1000-17FF

THE 8KB ROM CHECKSUM FOR THIS AREA IS D7.

ORIGINAL
CODE

REVISED
CODE

TESTED
OK
10/16/18

2122_H 21 00 00

21 00 10

HL = START ADDRESS 1000_H

2130_H FE FF

FE FF

↑
EXPECTED
CHECKSUM

START AGAIN WITH FF. WILL GENERATE ERROR WITH INFO BYTE 10. THEN CHANGE FF TO D7. WILL GENERATE ERROR WITH INFO BYTE 18 INDICATING 4TH ROM CHECKSUM 1800-1FFF_H FAILED.

(D) CHECKSUM 1800-1FFF_H

THE 8KB ROM CHECKSUM FOR THIS AREA IS EF.

ORIGINAL
CODE

REVISED
CODE

TESTED
OK
10/16/18

2122_H 21 00 00

2122_H 21 00 18

HL = START ADDRESS 1800_H

2130_H FE FF

FE FF

↑
EXPECTED
CHECKSUM

START AGAIN WITH FF. WILL GENERATE ERROR WITH INFO BYTE 18.

THEN CHANGE FF TO EF_H. SINCE THE 4TH ROM CHECKSUM PASSED, THE BALCHECK TESTS WILL THEN CONTINUE ONWARD.

CODE
RESTORED
10/16/18

RESTORE CODES BACK TO ORIGINAL AFTER RUNNING SIMULATION TESTS

⑦ THE FOLLOWING ADDITIONAL TESTS ARE PART OF THE COMMERCIAL STANDARD BALCHECK TESTS.

- SHIFTER TEST
- FLOPPER TEST
- EXPANDER TEST
- OR/XOR WRITE TEST
- OR/XOR INTERCEPT TEST
- TRIGGER/JOYSTICK TEST
- POT TEST
- EXERCISE OUTPUT PORTS

THE CODING FOR THE ABOVE TESTS WAS NOT CHANGED IN BALCHECK HR EXCEPT AS INDICATED BELOW

ORIGINAL CODING	REVISED CODING	COMMENT
2381H 3E C8	3E C6 LDA, D →	RAISED VERTICAL BLANK REGISTER 2 LINES.
2398H 3E FF ↑ LDA, FFH	2398 7A 2399 00 ↑ NOP	ELIMINATED IRRITATING BEEPING SOUND.
23C5H C3 1B 21 ↑ JMP 211BH	C3 F9 20 ↑ JMP 20F9	JMP TO UPGRADED CHECKSUM FOUR 2K ROM TEST ROUTINE + 5K ROM TEST ROUTINE

CODING
MATCHED
10/16/18

MLM WAS USED TO CONFIRM THE CODING IN THE EEPROM MATCHED THE BALCHECK HR CODE LISTING.

⑧ GET TO END OF NEW CHECKMATE DEMO TO SEE IF "DEMO OVER"
IS WRITTEN AT END OF DEMO.

	ORIGINAL CODE	REVISED CODE
2000H	C37C2D	C3C639

TESTED
OK
10/18/18


RUN TEST AS FOLLOWS:

- (A) USE MLM TO CHANGE CODE AT 2000H. REMOVE MLM FROM ^{CASSETTE}CONNECTOR
- (B) PRESS RESET BUTTON TO DISPLAY MENU.
- (C) FLIP USER RAM SWITCH FROM 6000H TO 2000H
- (D) PRESS RESET BUTTON AGAIN
- (E) "ENTER ROUND" SCREEN WILL APPEAR.
- (F) USE KEYPAD (STANDARD LAYOUT) TO ENTER 2. THEN PRESS = KEY.
- (G) WATCH TO SEE IF "DEMO OVER" IS WRITTEN AT END OF GAME.

CODE
RESTORED
10/18/18

RESTORE CODING AT 2000H BACK TO ORIGINAL AFTER RUNNING TEST.

ORIGIN HI-RES DEMO
 TV DISPLAY LAYOUT
 TEST "MODIFIED FOR HI-RES" BALLY/ASTROCADE
 BY MCM DESIGN, 1980'S



PATTERN 1-15 MAGIC WRITES

- 1 OR COWBOY
- 2 PLOP WAGON
- 3 FLOP PLOP COWBOY
- 4 EXPAND PLOP TREE
- 5 OR CRITTER
- 6 EXPAND OR CACTUS
- 7 EXPAND XOR CACTUS
- 8 FLOP OR COWBOY
- 9 XOR CRITTER
- 10 FLOP EXPAND PLOP TREE
- 11 FLOP EXPAND OR CACTUS
- 12 FLOP EXPAND XOR TREE
- 13 EXPAND PLOP CACTUS
- 14 EXPAND OR TREE
- 15 FLOP EXPAND PLOP CACTUS